Scheduling analysis of the Micro Channel Architecture for multimedia applications
- 1 January 1994
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 403-414
- https://doi.org/10.1109/mmcs.1994.292486
Abstract
In recent years, fixed priority real-time scheduling has made significant advances. These advances have been applied primarily to CPU scheduling. While CPU scheduling is an important aspect of real-time designs, other shared system resources require the same attention in order for a system to transfer real-time traffic. This paper addresses one such resource, the system bus, and presents a methodology for analyzing bus structures, specifically buses carrying continuous media (CM), using fixed priority scheduling. A scheduling bus model for the Micro Channel Architecture which incorporates the non-ideal, real-world bus features is presented. A continuous media (CM) task set is used to explore design issues. These issues include the following: priority level assignment on the bus, the effect of task period transformation, the use of multi-level scheduling, and the effort of limited priority levels on the bus. In addition formulations are made for setting bus parameters such as tenure time and DRAM refresh periods to optimize continuous media scheduling.Keywords
This publication has 3 references indexed in Scilit:
- The rate monotonic scheduling algorithm: exact characterization and average case behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Engineering and analysis of fixed priority schedulersIEEE Transactions on Software Engineering, 1993
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973