Eliminating the address translation bottleneck for physical address cache
- 1 September 1992
- proceedings article
- Published by Association for Computing Machinery (ACM)
- Vol. 27 (9), 137-148
- https://doi.org/10.1145/143365.143501
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Virtual memory primitives for user programsPublished by Association for Computing Machinery (ACM) ,1991
- The TLB slice---a low-cost high-speed address translation mechanismPublished by Association for Computing Machinery (ACM) ,1990
- Architectural and organizational tradeoffs in the design of the MultiTitan CPUPublished by Association for Computing Machinery (ACM) ,1989
- Supporting reference and dirty bits in SPUR's virtual address cachePublished by Association for Computing Machinery (ACM) ,1989
- How many addressing modes are enough?Published by Association for Computing Machinery (ACM) ,1987
- Design Decisions in SPURComputer, 1986
- IBM 3081 Processor Unit: Design Considerations and Design ProcessIBM Journal of Research and Development, 1982
- A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main MemoryIEEE Transactions on Software Engineering, 1978