Topological Analysis for VLSI Circuits

Abstract
Algorithms are presented which use a bit map approach to derive connectivity checks, design rule checks, and electrical parameters for VLSI circuit artwork.

This publication has 1 reference indexed in Scilit: