Proving circuit correctness using formal comparison between expected and extracted behaviour
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Embedding boolean expressions into logic programmingJournal of Symbolic Computation, 1987
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- Application of term rewriting techniques to hardware design verificationPublished by Association for Computing Machinery (ACM) ,1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A logic verifier based on Boolean comparisonPublished by Association for Computing Machinery (ACM) ,1986
- Verify: A program for proving correctness of digital hardware designsArtificial Intelligence, 1984
- Decision Trees and DiagramsACM Computing Surveys, 1982