Using formal verification/analysis methods on the critical path in system design: A case study
- 1 January 1995
- book chapter
- Published by Springer Nature in Lecture Notes in Computer Science
- p. 367-380
- https://doi.org/10.1007/3-540-60045-0_63
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Computer-Aided Verification of Coordinating ProcessesPublished by Walter de Gruyter GmbH ,1995
- Performance optimizations, implementation, and verification of the SGI Challenge multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Symbolic Model CheckingPublished by Springer Nature ,1993
- The Stanford Dash multiprocessorComputer, 1992
- Formal hardware verification by symbolic ternary trajectory evaluationPublished by Association for Computing Machinery (ACM) ,1991
- Memory consistency and event ordering in scalable shared-memory multiprocessorsACM SIGARCH Computer Architecture News, 1990
- HOL: A Proof Generating System for Higher-Order LogicPublished by Springer Nature ,1988
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986