Allocation of multiport memories in data path synthesis
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (4), 536-540
- https://doi.org/10.1109/43.3188
Abstract
An algorithm to synthesize registers using multiport memories during data-path synthesis is presented. The proposed approach considers not only the access requirements of registers but also their interconnection to operators in order to minimize required interconnections. The same approach can be applied to select the optimum number of buses in a multibus architecture. The method is illustrated with an exampleKeywords
This publication has 6 references indexed in Scilit:
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- The MIMOLA Design System: Tools for the Design of Digital ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Automatic Data Path SynthesisComputer, 1983
- Automatic hardware synthesisProceedings of the IEEE, 1983
- Automated Synthesis of Digital HardwareIEEE Transactions on Computers, 1982
- Algorithms: Algorithm 341: solution of linear programs in 0-1 variables by implicit enumerationCommunications of the ACM, 1968