Ideograph/ideogram: framework/hardware for eager evaluation
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Ideograph integrates data and control dependencies into a unified representation and is used to precisely characterize the concepts of branch prediction and eager evaluation. The Ideogram computer is designed to execute Ideographs. Unlike dataflow computers, The Ideogram computer accepts a 3-address code language called igf. Through igf, Ideographs are constructed and executed by the Ideogram computer at run-time. In this paper, the descriptions of both Ideograph and Ideogram computer are introduced, and the preliminary benchmark results are included.Keywords
This publication has 12 references indexed in Scilit:
- The Epsilon Dataflow Processor *Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Resource requirements of dataflow programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The program dependence graph and its use in optimizationACM Transactions on Programming Languages and Systems, 1987
- On the combination of hardware and software concurrency extraction methodsPublished by Association for Computing Machinery (ACM) ,1987
- On program restructuring, scheduling, and communication for parallel processor systemsPublished by Office of Scientific and Technical Information (OSTI) ,1986
- The VLIW Machine: A Multiprocessor for Compiling Scientific CodeComputer, 1984
- High-Speed Multiprocessors and Compilation TechniquesIEEE Transactions on Computers, 1980
- The Inhibition of Potential Parallelism by Conditional JumpsIEEE Transactions on Computers, 1972
- On the Number of Operations Simultaneously Executable in Fortran-Like Programs and Their Resulting SpeedupIEEE Transactions on Computers, 1972
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967