A CMOS floating point multiplier

Abstract
A dual port 512×10b RAM using single poly NMOS technology will be described. The memory provides separate access ports and internally resolves access request conflicts to simplify data linking between asynchronous processors. The worst case access time is 200ns. Power dissipation is 350mW at 3.7MHz.