Two Reaction Model of Interface Trap Annealing

Abstract
Interface trap anneal kinetics have been studied using capacitance - voltage measurements and rapid thermal annealing. Power law kinetics have been obtained for aluminum gate devices. Anneal kinetics have been studied as a function of oxide thickness, anneal ambient, radiation damage, substrate orientation, bulk conductivity type, and temperature. A two - reaction model is proposed to explain the observed kinetics.