A practical method for reducing the effects of parasitic capacitances in integrated circuits

Publisher Website
Google Scholar
Abstract
In integrated circuits, effects of distributed junction capacitance associated with the diffused resistor structure can be reduced by isolating this capacitance from the ac ground. In this letter a pactical method of obtaining is such an isolation is proposed and analytical results are presented to verify iprovement in high frequency performance.