Analysis and design of latch-controlled synchronous digital circuits
- 4 December 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- ATV: an abstract timing verifierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pearl: a CMOS timing analyzerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latchesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Clocking Schemes for High-Speed Digital SystemsIEEE Transactions on Computers, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Synchronous Path Analysis in MOS Circuit SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982