The effects of annealing encapsulant and ambient on the barrier height of WNx/GaAs contact and self-aligned gate field effect transistor fabrication

Abstract
No abstract available