A high density 4M DRAM process using folded bitline adaptive side-wall isolated capacitor (FASIC) cell
- 1 January 1986
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 144-147
- https://doi.org/10.1109/iedm.1986.191134