Hardware/software organization of a high-performance ATM host interface
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 11 (2), 240-253
- https://doi.org/10.1109/49.215019
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Host interface design for ATM LANsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An overview of the AURORA gigabit testbedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Sunshine: a high performance self-routing broadband packet switch architectureIEEE Journal on Selected Areas in Communications, 1991
- A host-network interface architecture for ATMPublished by Association for Computing Machinery (ACM) ,1991
- Memory as a network abstractionIEEE Network, 1991
- High-speed transport componentsIEEE Network, 1991
- Protocol implementation on the Nectar Communication ProcessorPublished by Association for Computing Machinery (ACM) ,1990
- The IBM RISC System/6000 processor: Hardware overviewIBM Journal of Research and Development, 1990
- An analysis of TCP processing overheadIEEE Communications Magazine, 1989
- The design of nectar: a network backplane for heterogeneous multicomputersPublished by Association for Computing Machinery (ACM) ,1989