The optimal synchronous cyclo-static array: A multiprocessor supercomputer for digital signal processing
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 11, 2891-2894
- https://doi.org/10.1109/icassp.1986.1168606
Abstract
A fine grain parallelism multiprocessor, for digital signal processing, is currently under development and construction. The architecture is the outgrowth of theoretical work on optimal multiprocessor realizations of digital signal processing algorithms. The architecture specifically supports systolic, data driven, MIMD and cyclo-static processor realizations. The emphasis is on cyclo-static realizations, which are a class of solutions for which compilers have been designed to generate implementations that achieve several optimality criteria. An unconventionally large interprocessor communications bandwidth is provided in order to support the ability to practically achieve optimal solutions.Keywords
This publication has 5 references indexed in Scilit:
- A topological sorting and loop cleansing algorithm for a constrained MIMD compiler of shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimum implementation of single time index signal flow graphs on synceronous multiprocessor machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An SSIMD compiler for the implementation of linear shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981