High performance 0.1 μm CMOS devices with 1.5 V power supply
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- 0.1 mu m CMOS devices using low-impurity-channel transistors (LICT)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Indium channel implant for improved short-channel behavior of submicrometer NMOSFETsIEEE Electron Device Letters, 1993
- A new 'shift and ratio' method for MOSFET channel-length extractionIEEE Electron Device Letters, 1992
- A high-performance 0.25- mu m CMOS technology. I. Design and characterizationIEEE Transactions on Electron Devices, 1992
- Scaling the Si metal-oxide-semiconductor field-effect transistor into the 0.1-μm regime using vertical doping engineeringApplied Physics Letters, 1991
- Experimental technology and performance of 0.1-µm-gate-length FETs operated at liquid-nitrogen temperatureIBM Journal of Research and Development, 1990
- A vector-scan thermal-field emission nanolithography systemJournal of Vacuum Science & Technology B, 1988
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974