Generating a fault-tolerant global clock using high-speed control signals for the MetaNet architecture
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 42 (5), 2179-2188
- https://doi.org/10.1109/26.285154
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- A probabilistic approach to distributed clock synchronizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Routing and flow control on the MetaNet: an overviewComputer Networks and ISDN Systems, 1994
- MetaRing-a full-duplex ring with fairness and spatial reuseIEEE Transactions on Communications, 1993
- A local fairness algorithm for gigabit LAN's/MAN's with spatial reuseIEEE Journal on Selected Areas in Communications, 1993
- Principle for high speed network control: congestion-and deadlock-freeness, self-routing, and a single buffer per linkPublished by Association for Computing Machinery (ACM) ,1990
- Hardware-assisted software clock synchronization for homogeneous distributed systemsIEEE Transactions on Computers, 1990
- A new fault-tolerant algorithm for clock synchronizationInformation and Computation, 1988
- Clock Synchronization in Distributed Real-Time SystemsIEEE Transactions on Computers, 1987
- Two Designs of a Fault-Tolerant Clocking SystemIEEE Transactions on Computers, 1984
- On the possibility and impossibility of achieving clock synchronizationPublished by Association for Computing Machinery (ACM) ,1984