FIR approximation of fractional sample delay systems
- 1 March 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 43 (3), 269-271
- https://doi.org/10.1109/82.486473
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillatorIEEE Journal of Solid-State Circuits, 1993
- A note on the fir approximation of a fractional sample delayInternational Journal of Circuit Theory and Applications, 1993
- Explicity formulas for weighting coefficients of maximally flat tunable FIR delaysElectronics Letters, 1992
- A 150-MHz direct digital frequency synthesizer in 1.25- mu m CMOS with -90-dBc spurious performanceIEEE Journal of Solid-State Circuits, 1991
- A direct-digital synthesizer with improved spectral performanceIEEE Transactions on Communications, 1991
- A high-speed direct frequency synthesizerIEEE Journal of Solid-State Circuits, 1990
- Digitally controlled oscillatorIEEE Journal of Solid-State Circuits, 1989
- Approximation of a variable-length delay line by using tapped delay line processingSignal Processing, 1988
- A direct digital synthesizer with 100-MHz output capabilityIEEE Journal of Solid-State Circuits, 1988
- An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator TruncationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987