A regenerator for fibre optic systems which operates at 2 Gbit/s has been demonstrated using commercially available silicon bipolar integrated circuits. A parallel processing technique with following interleaver is used to achieve the required decision gate function. The regenerator has an ≃2 mV front end sensitivity for a<1 in 109 BER with a 215−1 PRBS.