Fast multiplication in VLSI using wave pipelining techniques
- 1 October 1994
- journal article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 7 (3), 233-248
- https://doi.org/10.1007/bf02409400
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Use of CMOS Technology in Wave PipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Designing high-performance digital circuits using wave pipelining: algorithms and practical experiencesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- A 54*54-b regularly structured tree multiplierIEEE Journal of Solid-State Circuits, 1992
- A bipolar population counter using wave pipelining to achieve 2.5* normal clock frequencyIEEE Journal of Solid-State Circuits, 1992
- Circuit and architecture trade-offs for high-speed multiplicationIEEE Journal of Solid-State Circuits, 1991
- A 15-ns 32*32-b CMOS multiplier with an improved parallel structureIEEE Journal of Solid-State Circuits, 1990
- The design and implementation of a very fast experimental pipelining computerJournal of Computer Science and Technology, 1988
- A Regular Layout for Parallel AddersIEEE Transactions on Computers, 1982
- The IBM System/360 Model 91: Floating-Point Execution UnitIBM Journal of Research and Development, 1967
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964