A time division multiplexer IC for bit rates up to about 2 Gbits/s
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (3), 306-310
- https://doi.org/10.1109/jssc.1984.1052142
Abstract
A bipolar 4:1 time-division multiplexer IC developed for a planned 1.12 Gbit/s optical communication system is presented. Without resorting to sophisticated technology, the high speed was achieved by modification of well-known circuit concepts and by careful circuit optimization. With a current-switch output, reliable operation was measured to over 2 Gbit/s compared to over 1.5 Gbit/s if emitter-follower outputs are used. The experimental results agree very well with the simulation predictions.Keywords
This publication has 6 references indexed in Scilit:
- Optical Digital High-Speed Transmission: General Considerations and Experimental ResultsIEEE Transactions on Microwave Theory and Techniques, 1982
- A simple optimisation procedure for bipolar subnanosecond ICs with low power dissipationMicroelectronics Journal, 1982
- A versatile ECL multiplexer IC for the Gbit/s rangeIEEE Journal of Solid-State Circuits, 1979
- Gigabit electronics—A reviewProceedings of the IEEE, 1979
- A simple but efficient analog computer for simulation of high-speed integrated circuitsIEEE Journal of Solid-State Circuits, 1977
- Improving the large-signal models of bipolar transistors by dividing the intrinsic base into two lateral sectionsElectronics Letters, 1977