Architectural synthesis for DSP silicon compilers
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (4), 431-447
- https://doi.org/10.1109/43.29596
Abstract
No abstract availableThis publication has 25 references indexed in Scilit:
- Design and analysis of a self-timed duplex communication systemIEEE Transactions on Computers, 2004
- An optimizer for hardware synthesisIEEE Design & Test of Computers, 1990
- Flamel: A High-Level Hardware CompilerIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- An Integrated Automated Layout Generation System for DSP CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Methodical aspects of logic synthesisProceedings of the IEEE, 1983
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Anomalous Response Times of Input SynchronizersIEEE Transactions on Computers, 1976
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970
- Parallel Sequencing and Assembly Line ProblemsOperations Research, 1961