Design considerations on low-voltage low-power data converters
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 42 (11), 853-863
- https://doi.org/10.1109/81.477196
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- A stereo 97 dB SNR audio sigma-delta ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of analog blocks for low-voltage switched systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1-M sample/sec 12-bit low-power pipelined A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADCIEEE Journal of Solid-State Circuits, 1994
- A 10-bit pipelined switched-current A/D converterIEEE Journal of Solid-State Circuits, 1994
- Large-swing CMOS buffer amplifierIEEE Journal of Solid-State Circuits, 1989
- A pipelined 13-bit 250-ks/s 5-V analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988
- An 8-MHz CMOS subranging 8-bit A/D converterIEEE Journal of Solid-State Circuits, 1985
- The Design of High-Performance Analog Circuits on Digital CMOS ChipsIEEE Journal of Solid-State Circuits, 1985
- CMOS analog integrated circuits based on weak inversion operationsIEEE Journal of Solid-State Circuits, 1977