CMOS processor circuit design in Hewlett-Packard's series 700 workstations
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 37, 288-292
- https://doi.org/10.1109/iccd.1991.139900
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A 30 MIPS VLSI CPUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electrical design methodology of a 407 pin multi-layer ceramic packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architecture and compiler enhancements for PA-RISC workstationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 65MHz Floating-point Coprocessor For A RISC ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A CMOS RISC CPU designed for sustained high performance on large applicationsIEEE Journal of Solid-State Circuits, 1990
- A 32-bit VLSI CPU with 15-MIPS peak performanceIEEE Journal of Solid-State Circuits, 1987