Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits
- 1 October 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (5), 1372-1380
- https://doi.org/10.1109/jssc.1989.572617
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A million-cycle CMOS 256 K EEPROMIEEE Journal of Solid-State Circuits, 1987
- Semi-empirical model for the threshold voltage of a double implanted MOSFET and its temperature dependenceSolid-State Electronics, 1987
- Reliability Comparison of Flotox and Textured-Polysilicon E2PROMs8th Reliability Physics Symposium, 1987
- A quantitative model for the conduction in oxides thermally grown from polycrystalline siliconIEEE Transactions on Electron Devices, 1986
- High-voltage regulation and process considerations for high-density 5 V-only E/sup 2/PROM'sIEEE Journal of Solid-State Circuits, 1983
- Low-voltage single supply CMOS electrically erasable read-only memoryIEEE Transactions on Electron Devices, 1980
- An electrically alterable nonvolatile memory cell using a floating-gate structureIEEE Transactions on Electron Devices, 1979
- On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier techniqueIEEE Journal of Solid-State Circuits, 1976