Analog Circuit Design in Nanoscale CMOS Technologies
Top Cited Papers
- 18 September 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 97 (10), 1687-1714
- https://doi.org/10.1109/jproc.2009.2024663
Abstract
As complementary metal-oxide-semiconductor (CMOS) technologies are scaled down into the nanometer range, a number of major nonidealities must be addressed and overcome to achieve a successful analog and physical circuit design. The nature of these nonidealities has been well reported in the technical literature. They include hot carrier injection and time-dependent dielectric breakdown effects limiting supply voltage, stress and lithographic effects limiting matching accuracy, electromigration effects limiting conductor lifetime, leakage and mobility effects limiting device performance, and chip power dissipation limits driving individual circuits to be more energy-efficient. The lack of analog design and simulation tools available to address these problems has become the focus of a significant effort with the electronic design automation industry. Postlayout simulation tools are not useful during the design phase, while technology computer-aided design physical simulation tools are slow and not in common use by analog circuit designers. In the nanoscale era of analog CMOS design, an understanding of the physical factors affecting circuit reliability and performance, as well as methods of mitigating or overcoming them, is becoming increasingly important. The first part of the paper presents factors affecting device matching, including those relating to single devices as well as local and long-distance matching effects. Several reliability effects are discussed, including physical design limitations projected for future downscaling. In some cases, it may be helpful to exceed foundry-specified drain-source voltage limits by a few hundred millivolts. Models are presented for achieving this, which include the dependence on the shape of the output waveform. The condition Vsb > 0 is required for cascode circuit configurations. The role of other terminal voltages is discussed, as Vsb > 0 increases both hot and cold carrier damage effects in highly scaled devices. The second part of the paper focuses on trends in device characteristics and how they influence the design of nanoscale analog CMOS circuits. A number of circuit design techniques employed to address the major nonidealities of nanoscale CMOS technologies are discussed. Examples include techniques for establishing on-chip accurate and temperature-insensitive bias currents, digital calibration of analog circuits, and the design of regulator and high-voltage circuits. Achieving high energy efficiency in ICs capable of accommodating 109 devices is becoming critically important. This paper also presents a survey of the evolution of figure of merit for analog-to-digital converters.Keywords
This publication has 40 references indexed in Scilit:
- Damage generation and location in n- and p-MOSFETs biased in the Substrate-Enhanced Gate Current regimeIEEE Transactions on Electron Devices, 2002
- Impact of gate direct tunneling current on circuit performance: a simulation studyIEEE Transactions on Electron Devices, 2001
- Physical and predictive models of ultrathin oxide reliability in CMOS devices and circuitsIEEE Transactions on Device and Materials Reliability, 2001
- Reliability monitoring and screening issues with ultrathin gate dielectric devicesIEEE Transactions on Device and Materials Reliability, 2001
- Some practical concerns on isothermal electromigration testsIEEE Transactions on Semiconductor Manufacturing, 2001
- Time dependent breakdown of ultrathin gate oxideIEEE Transactions on Electron Devices, 2000
- A comparative study of gate direct tunneling and drain leakage currents in n-MOSFET's with sub-2 nm gate oxidesIEEE Transactions on Electron Devices, 2000
- A comprehensive study of hot-carrier induced interface and oxide trap distributions in MOSFETs using a novel charge pumping techniqueIEEE Transactions on Electron Devices, 2000
- Comparison of DC offset effects in four LMS adaptive algorithmsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
- Electron-trap generation by recombination of electrons and holes in SiO2Journal of Applied Physics, 1987