Vertical surround-gated silicon nanowire impact ionization field-effect transistors
- 2 April 2007
- journal article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 90 (14)
- https://doi.org/10.1063/1.2720640
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devicesIEEE Electron Device Letters, 2006
- Surface‐Charge‐Induced Reversible Phase Transitions of Bi NanoparticlesSmall, 2006
- Realization of a Silicon Nanowire Vertical Surround‐Gate Field‐Effect TransistorSmall, 2005
- Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor ApplicationsIEEE Transactions on Nanotechnology, 2005
- Impact Ionization MOS (I-MOS)—Part I: Device and Circuit SimulationsIEEE Transactions on Electron Devices, 2004
- Band-to-Band Tunneling in Carbon Nanotube Field-Effect TransistorsPhysical Review Letters, 2004
- Drain voltage scaling in carbon nanotube transistorsApplied Physics Letters, 2003
- A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETsIEEE Transactions on Electron Devices, 2002
- A vertical MOS-gated Esaki tunneling transistor in siliconThin Solid Films, 2000
- Silicon surface tunnel transistorApplied Physics Letters, 1995