On the verification of sequential machines at differing levels of abstraction
- 1 June 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (6), 713-722
- https://doi.org/10.1109/43.3210
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- Automatic verification of asynchronous circuits using temporal logicIEE Proceedings E Computers and Digital Techniques, 1986
- A new method for verifying sequential circuitsPublished by Association for Computing Machinery (ACM) ,1986
- A logic verifier based on Boolean comparisonPublished by Association for Computing Machinery (ACM) ,1986
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Hardware VerificationComputer, 1985
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Hardware VerificationIEEE Transactions on Computers, 1977