An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
- 1 March 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-30 (3), 215-222
- https://doi.org/10.1109/tc.1981.1675757
Abstract
The D-algorithm (DALG) is shown to be ineffective for the class of combinational logic circuits that is used to implement error correction and translation (ECAT) functions. PODEM (path-oriented decision making) is a new test generation algorithm for combinational logic circuits. PODEM uses an implicit enumeration approach analogous to that used for solving 0-1 integer programming problems. It is shown that PODEM is very efficient for ECAT circuits and is significantly more efficient than DALG over the general spectrum of combinational logic circuits. A distinctive feature of PODEM is its simplicity when compared to the D-algorithm. PODEM is a complete algorithm in that it will generate a test if one exists. Heuristics are used to achieve an efficient implicit search of the space of all possible primary input patterns until either a test is found or the space is exhausted.Keywords
This publication has 7 references indexed in Scilit:
- Simulator-oriented fault test generatorPublished by Association for Computing Machinery (ACM) ,1988
- Automatic System Level Test a Fault Location for Large Digital SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- LAMP: Automatic Test Generation for Asynchronous Digital CircuitsBell System Technical Journal, 1974
- Analyzing Errors with the Boolean DifferenceIEEE Transactions on Computers, 1968
- Branch-and-Bound Methods: A SurveyOperations Research, 1966
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966
- An Additive Algorithm for Solving Linear Programs with Zero-One VariablesOperations Research, 1965