A 100 ns 5 V only 64Kx1 MOS dynamic RAM
- 1 October 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 15 (5), 839-846
- https://doi.org/10.1109/JSSC.1980.1051480
Abstract
A new high performance 36500 mil/SUP 2/ 64K dynamic RAM has been designed and incorporates: 1) a twisted-metal bit-line architecture, 2) an ultrasensitive sense amplifier with self-restore to V/SUB DD/, 3) internal constant-voltage supply to memory cell plate, 4) a bit-line equalizer and full-size reference capacitor, 5) high-performance enhancement-depletion mode inverter-buffer circuits, 6) TTL negative undershoot protection on address circuits, and 7) active hold-down transistors for both X and Y drivers. A nominal 100 ns access time and power dissipation of less than 150 mW was observed during active operation with a 20 mW power dissipation in the standby mode.Keywords
This publication has 6 references indexed in Scilit:
- Low Temperature Differential Oxidation for Double Polysilicon VLSI DevicesJournal of the Electrochemical Society, 1979
- One-device cells for dynamic random-access memories: A tutorialPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- A fault-tolerant 64K dynamic random-access memoryIEEE Transactions on Electron Devices, 1979
- A 64 kbit MOS dynamic random access memoryIEEE Transactions on Electron Devices, 1979
- A 64Kx1 bit dynamic ED-MOS RAMIEEE Journal of Solid-State Circuits, 1978
- A 150 ns, 150 mW, 64K dynamic MOS RAMIEEE Journal of Solid-State Circuits, 1978