Retiming synchronous circuitry
- 1 June 1991
- journal article
- Published by Springer Nature in Algorithmica
- Vol. 6 (1-6), 5-35
- https://doi.org/10.1007/bf01759032
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Fibonacci Heaps And Their Uses In Improved Network Optimization AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A mixed-integer linear programming problem which is efficiently solvableJournal of Algorithms, 1988
- A Faster Strongly Polynomial Minimum Cost Flow AlgorithmPublished by Defense Technical Information Center (DTIC) ,1988
- An O(n2(m + n log n) log n) min-cost flow algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A Timing Verification System Based on Extracted MOS/VLSI Circuit ParametersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Efficient Algorithms for Shortest Paths in Sparse NetworksJournal of the ACM, 1977
- Theoretical Improvements in Algorithmic Efficiency for Network Flow ProblemsJournal of the ACM, 1972