Runahead execution: an effective alternative to large instruction windows
- 1 November 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 23 (6), 20-25
- https://doi.org/10.1109/mm.2003.1261383
Abstract
An instruction window that can tolerate latencies to DRAM memory is prohibitively complex and power hungry. To avoid having to build such large windows, runahead execution uses otherwise-idle clock cycles to achieve an average 22 percent performance improvement for processors with instruction windows of contemporary sizes. This technique incurs only a small hardware cost and does not significantly increase the processor's complexity.Keywords
This publication has 6 references indexed in Scilit:
- Runahead execution: an alternative to very large instruction windows for out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Increasing processor performance by implementing deeper pipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The effects of mispredicted-path execution on branch prediction structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The memory gap and the future of high performance memoriesACM SIGARCH Computer Architecture News, 2001
- Improving data cache performance by pre-executing instructions under a cache missPublished by Association for Computing Machinery (ACM) ,1997
- Implementation of precise interrupts in pipelined processorsACM SIGARCH Computer Architecture News, 1985