Efficient algorithms for reconfiguration in VLSI/WSI arrays
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 39 (4), 480-489
- https://doi.org/10.1109/12.54841
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Necessary and sufficient conditions for reconfigurability in single-track switch WSI arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault-tolerant array processors using single-track switchesIEEE Transactions on Computers, 1989
- Reconfiguration of VLSI arrays by coveringIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Wafer-Level Integrated SystemsPublished by Springer Nature ,1989
- A review of fault-tolerant techniques for the enhancement of integrated circuit yieldProceedings of the IEEE, 1986
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Introduction to the configurable, highly parallel computerComputer, 1982