A new NMOS temperature-stable voltage reference
- 1 December 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (6), 767-774
- https://doi.org/10.1109/jssc.1978.1052048
Abstract
An NMOS voltage reference has been developed that exhibits extremely low drift with temperature. The reference is based on the difference between the gate/source voltages of enhancement and depletion-mode NMOS transistors. The theoretical dependence of the reference voltage on both device and circuit parameters is analyzed and conditions for optimal performance are derived. The reference NMOS transistors are biased to the optimizing current levels by a unique feedback circuit. The measured output voltage drift in the integrated realization agrees well with theory and is less than 5 parts per million per degree Celsius over the temperature range -55/spl deg/ to +125/spl deg/C.Keywords
This publication has 8 references indexed in Scilit:
- Double boron implant short-channel MOSFETIEEE Transactions on Electron Devices, 1977
- Ion-implanted threshold tailoring for insulated gate field-effect transistorsIEEE Transactions on Electron Devices, 1977
- Modeling of an ion-implanted silicon-gate depletion-mode IGFETIEEE Transactions on Electron Devices, 1975
- An analysis of the threshold voltage for short-channel IGFET'sSolid-State Electronics, 1973
- Threshold voltage variations with temperature in MOS transistorsIEEE Transactions on Electron Devices, 1971
- New developments in IC voltage regulatorsIEEE Journal of Solid-State Circuits, 1971
- Electron and hole mobilities in inversion layers on thermally oxidized silicon surfacesIEEE Transactions on Electron Devices, 1965
- Electrical Properties of Pure Silicon and Silicon Alloys Containing Boron and PhosphorusPhysical Review B, 1949