Analysis of cache-related preemption delay in fixed-priority preemptive scheduling
- 1 June 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 47 (6), 700-713
- https://doi.org/10.1109/12.689649
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- SMART (strategic memory allocation for real-time) cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Adding instruction cache effect to schedulability analysis of preemptive real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Allocating SMART cache segments for schedulabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Worst case timing analysis of RISC processors: R3000/R3010 case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient microarchitecture modeling and path analysis for real-time softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- An accurate worst case timing analysis technique for RISC processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- SMART (strategic memory allocation for real-time) cache design using the MIPS R3000Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Calculating the maximum execution time of real-time programsReal-Time Systems, 1989