Measuring the cache interference cost in preemptive real-time systems
- 11 June 2004
- conference paper
- Published by Association for Computing Machinery (ACM)
- Vol. 39 (7), 146-154
- https://doi.org/10.1145/997163.997184
Abstract
Caches exploits locality of references to reduce memory access latencies and thereby improve processor performance. When an operating system switches application task or performs other kernel services, the assumption of locality may be violated because the instructions and data may no longer be in the cache when the preempted operation is resumed. Thus, these operations have an additional cache interference cost that must be taken into account when calculating or estimating the performance and responsiveness of the system.In this paper we present a simulation framework suitable for examining the cache interference cost in preemptive real-time systems. Using this framework we measure the interference cost for operating system services and a set of embedded benchmarks.The simulations show that there are a significant performance gap between the best- and worst case execution times even for simple hardware architectures. Also, the worst-case performance of some software modules was found to be more or less independent of the cache configuration. These results can be used to get a better understanding of the execution behavior of preemptive real-time systems and can serve as guidelines for choosing suitable cache configurations.Keywords
This publication has 14 references indexed in Scilit:
- Run-time modeling and estimation of operating system power consumptionPublished by Association for Computing Machinery (ACM) ,2003
- Data cache locking for higher program predictabilityPublished by Association for Computing Machinery (ACM) ,2003
- SMART (strategic memory allocation for real-time) cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An optimal memory allocation scheme for scratch-pad-based embedded systemsACM Transactions on Embedded Computing Systems, 2002
- SimpleScalar: an infrastructure for computer system modelingComputer, 2002
- Analysis of cache-related preemption delay in fixed-priority preemptive schedulingIEEE Transactions on Computers, 1998
- Performance analysis of embedded software using implicit path enumerationACM SIGPLAN Notices, 1995
- The interaction of architecture and operating system designPublished by Association for Computing Machinery (ACM) ,1991
- The effect of context switches on cache performancePublished by Association for Computing Machinery (ACM) ,1991
- An analytical cache modelACM Transactions on Computer Systems, 1989