Synthesising an asynchronous DMA controller with Balsa
- 1 December 2000
- journal article
- Published by Elsevier BV in Journal of Systems Architecture
- Vol. 46 (14), 1309-1319
- https://doi.org/10.1016/s1383-7621(00)00026-6
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Synthesis of 3D asynchronous state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Control resynthesis for control-dominated asynchronous designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An asynchronous low-power 80C51 microcontrollerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hybrid asynchronous system design environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET3i-an asynchronous system-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- AMULET3 revealedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Piconet: embedded mobile networkingIEEE Wireless Communications, 1997
- Compiling the language Balsa to delay insensitive hardwarePublished by Springer Science and Business Media LLC ,1997
- Handshake CircuitsPublished by Cambridge University Press (CUP) ,1994
- Communicating sequential processesCommunications of the ACM, 1978