Simplicity versus accuracy in a model of cache coherency overhead
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (8), 893-906
- https://doi.org/10.1109/12.83635
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Introducing Memory Into The Switch Elements Of Multiprocessor Interconnection NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Evaluating The Performance Of Four Snooping Cache Coherency ProtocolsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The VMP multiprocessor: initial experience, refinements and performance evaluationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Adaptive software cache management for distributed shared memory architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The effect of sharing on the cache and bus performance of parallel programsPublished by Association for Computing Machinery (ACM) ,1989
- Topological Optimization of Multiple-Level Array LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Coherency for multiprocessor virtual address cachesACM SIGARCH Computer Architecture News, 1987
- A Parallel Simulated Annealing Algorithm for the Placement of Macro-CellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- Implementing a cache consistency protocolACM SIGARCH Computer Architecture News, 1985