Fast batch incremental netlist compilation hierarchical schematics
- 1 July 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (7), 922-931
- https://doi.org/10.1109/43.87602
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Circuit compilers don't have to be slowPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast online/offline netlist compilation of hierarchical schematicsPublished by Association for Computing Machinery (ACM) ,1989
- Fast functional simulation: an incremental approachIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Hierarchical VLSI design systems based on attribute grammarsPublished by Association for Computing Machinery (ACM) ,1986
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- MULGA-An Interactive Symbolic Layout System for the Design of Integrated CircuitsBell System Technical Journal, 1981
- SCALD: Structured Computer-Aided Logic DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978