Pin Limitations and Partitioning of VLSI Interconnection Networks
- 1 November 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (11), 1109-1116
- https://doi.org/10.1109/tc.1982.1675927
Abstract
Multiple processor interconnection networks can be characterized as having N' inputs and N' outputs, each being B' bits wide. A major implementation constraint of large networks in the VLSI environment is the number of pins available on a chip, Np. Construction of large networks requires partitioning of the N' * N' * B' network into a collection of N * N switch modules with each input and output port being B (B ≤ B') bits wide. If each module corresponds to a single chip, then a large network can be implemented by interconnecting the chips in a particular manner. This correspondence presents a methodology for selecting the optimum values of N and B given values of N', B', Np, and the number of control lines per port. Models for both banyan and crossbar networks are developed and arrangements yielding minimum: 1) number of chips, 2) average delay through the network, and 3) product of number of chips and delay, are presented.Keywords
This publication has 13 references indexed in Scilit:
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981
- VLSI Performance Comparison of Banyan and Crossbar Communications NetworksIEEE Transactions on Computers, 1981
- An overview of the Texas reconfigurable array computerPublished by Association for Computing Machinery (ACM) ,1980
- Area-time complexity for VLSIPublished by Association for Computing Machinery (ACM) ,1979
- A Large Scale, Homogenous, Fully Distributed Parallel Machine, IIPublished by Association for Computing Machinery (ACM) ,1977
- Computer Interconnection Structures: Taxonomy, Characteristics, and ExamplesACM Computing Surveys, 1975
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable RegionIEEE Transactions on Computers, 1975
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973
- Banyan networks for partitioning multiprocessor systemsPublished by Association for Computing Machinery (ACM) ,1973