An efficient and precise design method to optimize device areas in mismatch and flicker-noise sensitive analog circuits
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 107-111
- https://doi.org/10.1109/icecs.2001.957687
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A physically based model for low-frequency noise of poly-silicon resistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area optimization of analog circuits considering matching constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the design robustness of threshold logic gates using multi-input floating gate MOS transistorsIEEE Transactions on Electron Devices, 2000
- A boundary gradient search technique and its applications in design centeringIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- The linearized performance penalty (LPP) method for optimization of parametric yield and its reliabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperaturesIEEE Transactions on Electron Devices, 1994
- Circuit analysis and optimization driven by worst-case distancesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Integrated circuit quality optimization using surface integralsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989