Device design guidelines for nano-scale MuGFETs
- 31 March 2007
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 51 (3), 505-510
- https://doi.org/10.1016/j.sse.2006.11.013
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Analysis of the Parasitic S/D Resistance in Multiple-Gate FETsIEEE Transactions on Electron Devices, 2005
- Improvement of FinFET Electrical Characteristics by Hydrogen AnnealingIEEE Electron Device Letters, 2004
- Multiple-gate SOI MOSFETsSolid-State Electronics, 2004
- Silicon-on-insulator 'gate-all-around device'Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiple-gate SOI MOSFETs: device design guidelinesIEEE Transactions on Electron Devices, 2002
- Semiconductor thickness effects in the double-gate SOI MOSFETIEEE Transactions on Electron Devices, 1998
- A simple model for threshold voltage of surrounding-gate MOSFET'sIEEE Transactions on Electron Devices, 1998
- Scaling theory for double-gate SOI MOSFET'sIEEE Transactions on Electron Devices, 1993
- Scaling the Si MOSFET: from bulk to SOI to bulkIEEE Transactions on Electron Devices, 1992
- Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET'sSolid-State Electronics, 1987