VMOS: high speed TTL compatible MOS logic
- 1 October 1974
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 9 (5), 239-250
- https://doi.org/10.1109/jssc.1974.1050509
Abstract
No abstract availableThis publication has 22 references indexed in Scilit:
- Invited: Integrated injection logic - A new approach to LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1974
- Comparison of MOSFET logic circuitsIEEE Journal of Solid-State Circuits, 1973
- n-channel ion-implanted enhancement/depletion FET circuit and fabrication technologyIEEE Journal of Solid-State Circuits, 1973
- Mesh source type microwave power FETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- Integrated injection logic: a new approach to LSIIEEE Journal of Solid-State Circuits, 1972
- Merged-transistor logic (MTL)-a low-cost bipolar logic conceptIEEE Journal of Solid-State Circuits, 1972
- High-performance low-power CMOS memories using silicon-on-sapphire technologyIEEE Journal of Solid-State Circuits, 1972
- Hot Electron Effects and Saturation Velocities in Silicon Inversion LayersJournal of Applied Physics, 1970
- Large Scale Integration of MOS Complex Logic: A Layout MethodIEEE Journal of Solid-State Circuits, 1967
- Carrier mobility and current saturation in the MOS transistorIEEE Transactions on Electron Devices, 1965