Retention analysis of the memorized states of the MFIS structure for ferroelectric-gate FET memory by considering leakage current through ferroelectric and insulator layers