A 32-bit NMOS microprocessor with a large register file
- 1 October 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (5), 682-689
- https://doi.org/10.1109/JSSC.1984.1052208
Abstract
Two scaled versions of a 32-bit NMOS reduced-instruction-set computer CPU, called RISC II, have been implemented on two different processing lines using the simple layout rules of C.A. Mead and L.A. Conway (1980). The lambda values are 2 and 1.5 /spl mu/m, corresponding to drawn gate lengths of 4 and 3 /spl mu/m, respectively. The design utilizes a small set of simple instructions in conjunction with a large register file in order to provide high performance. This approach has resulted in two surprisingly powerful single-chip processors.Keywords
This publication has 5 references indexed in Scilit:
- RISC watchACM SIGARCH Computer Architecture News, 1984
- Architecture of SOARPublished by Association for Computing Machinery (ACM) ,1984
- Strategies for Managing the Register File in RISCIEEE Transactions on Computers, 1983
- Crystal: A Timing Analyzer for nMOS VLSI CircuitsPublished by Springer Nature ,1983
- A VLSI RISCComputer, 1982