Reliability effects on MOS transistors due to hot-carrier injection
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 32 (2), 386-393
- https://doi.org/10.1109/t-ed.1985.21953
Abstract
The high drain-effect transistor characteristic observed after hot-carrier injection and trapping in the oxide has been found to be due to the uneven trapped-carrier distribution near the drain, which causes the threshold voltage to vary as a function of drain voltage. A discussion of the role and effects of both electron and hole injection is presented. The nonlinear distribution of carriers trapped in the gate oxide is described. One result is that the nonuniform surface band bending causes the subthreshold leakage to be an exponential function of the drain voltage. The combined increase in threshold voltage, subthreshold leakage, and a decrease in subthreshold slope will translate into slower circuit speed and higher standby power dissipation [37] in CMOS circuits. An experimental model of the mean time to failure, for NMOS devices fabricated with two different source-drain diffusions, is also presented. For the first time, the model has been extended to include the channel-length dependence. The model assumes a reliability criterion of less than a 10-mV threshold-voltage shift in 100 000 h of operation. Experimental results and subsequent calculations show that for 350-Å gate-oxide devices at 5.0 V operation, 2.5 µm is the minimum electrical channel-length device which can be fabricated using a traditional source-drain process. Conversely, submicrometer electrical channel-length devices can be fabricated using an arsenic-phosphorous "graded" source-drain process, even at 5.5-V operation.Keywords
This publication has 32 references indexed in Scilit:
- MOSFET degradation due to stressing of thin oxideIEEE Transactions on Electron Devices, 1984
- Dynamic behavior of the buildup of fixed charge and interface states during hot-carrier injection in encapsulated MOSFET'sIEEE Transactions on Electron Devices, 1983
- A simple model for the overlap capacitance of a VLSI MOS deviceIEEE Transactions on Electron Devices, 1982
- VIB-1 scaling limitations of P channel devices in a CMOS technologyIEEE Transactions on Electron Devices, 1981
- Considerations for scaled CMOS source/drainsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Experimental derivation of the source and drain resistance of MOS transistorsIEEE Transactions on Electron Devices, 1980
- Computer Analysis of a Short-Channel BC MOSFETIEEE Journal of Solid-State Circuits, 1980
- Modeling and experimental simulation of the low-frequency transfer inefficiency in bucket-brigade devicesIEEE Transactions on Electron Devices, 1980
- VLSI limitations from drain-induced barrier loweringIEEE Transactions on Electron Devices, 1979
- Grooved Gate MOSFETJapanese Journal of Applied Physics, 1977