Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar ICs
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Static silicon frequency divider for low power consumption (4 mW, 10 GHz) and high-speed (160 mW, 19 GHz)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 50 Gbit/s time-division multiplexer in Si-bipolar technologyElectronics Letters, 1995
- 15 Gbit/s high-gain limiting amplifier fabricated using Si-bipolar production technologyElectronics Letters, 1994
- A versatile Si-bipolar driver circuit with high output voltage swing for external and direct laser modulation in 10 Gb/s optical-fiber linksIEEE Journal of Solid-State Circuits, 1994
- A compact bipolar transistor model for very-high-frequency applications with special regard to narrow emitter stripes and high current densitiesSolid-State Electronics, 1993
- 13 Gbit/s Si bipolar preamplifier for optical front endsElectronics Letters, 1993
- 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technologyElectronics Letters, 1992
- Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilitiesIEEE Journal of Solid-State Circuits, 1990