50 Gbit/s time-division multiplexer in Si-bipolar technology
- 17 August 1995
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 31 (17), 1431-1433
- https://doi.org/10.1049/el:19950971
Abstract
A 2:1 time-division multiplexer is presented which operates up to 50 Gbit/s. This is the highest data rate ever achieved by an integrated circuit in any technology. The output voltage swing is 1 V peak-to-peak at 40 Gbit/s and 0.6 V peak-to-peak at 50 Gbit/s (at 50 Ω on-chip matching). The chips were fabricated in an advanced Si-bipolar technology (fT = 35 GHz) and mounted on a comparatively simple measuring socket.Keywords
This publication has 6 references indexed in Scilit:
- A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Investigation of very fast and high-current transients in digital bipolar IC's using both a new compact model and a device simulatorIEEE Journal of Solid-State Circuits, 1995
- Over 40 Gbit/s ultrahigh-speed multiplexer IC implemented with high fmax AlGaAs/GaAs HBTsElectronics Letters, 1994
- 25 Gbit/s decision circuit, 34 Gbit/s multiplexer, and 40 Gbit/s demultiplexer IC in selective epitaxial Si bipolar technologyElectronics Letters, 1993
- 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technologyElectronics Letters, 1992