Cache decay: exploiting generational behavior to reduce cache leakage power
Top Cited Papers
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 7, 240-251
- https://doi.org/10.1109/isca.2001.937453
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Gated-V/sub dd/: a circuit technique to reduce leakage in deep-submicron cache memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Near-Optimal Parallel Prefetching and CachingSIAM Journal on Computing, 2000
- Run-time cache bypassingIEEE Transactions on Computers, 1999
- Design challenges of technology scalingIEEE Micro, 1999
- Capturing dynamic memory reference behavior with adaptive cache topologyPublished by Association for Computing Machinery (ACM) ,1998
- Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacksPublished by Association for Computing Machinery (ACM) ,1998
- Reducing TLB and memory overhead using online superpage promotionPublished by Association for Computing Machinery (ACM) ,1995
- Empirical studies of competitve spinning for a shared-memory multiprocessorPublished by Association for Computing Machinery (ACM) ,1991
- A model for estimating trace-sample miss ratiosACM SIGMETRICS Performance Evaluation Review, 1991