The roles of FPGAs in reprogrammable systems
- 1 April 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 86 (4), 615-638
- https://doi.org/10.1109/5.663540
Abstract
Reprogrammable systems based on field programmable gate arrays are revolutionizing some forms of computation and digital logic. As a logic emulation system, they provide orders of magnitude faster computation than software simulation. As a custom-computing machine, they achieve the highest performance implementation for many types of applications. As a multimode system, they yield significant hardware savings and provide truly generic hardware. In this paper, we discuss the promise and problems of reprogrammable systems. This includes an overview of the chip and system architectures of reprogrammable systems as well as the applications of these systems. We also discuss the challenges and opportunities of future reprogrammable systems.Keywords
This publication has 96 references indexed in Scilit:
- ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICsLecture Notes in Computer Science, 1994
- FPGA based reconfigurable architecture for a compact vision systemLecture Notes in Computer Science, 1994
- Direct sequence spread spectrum digital Radio DSP prototyping using xilinx FPGAsLecture Notes in Computer Science, 1994
- Artificial neural network implementation on a fine-grained FPGALecture Notes in Computer Science, 1994
- A Design Environment with Emulation of Prototypes for hardware/software systems using XILINX FPGALecture Notes in Computer Science, 1994
- Architecture of field-programmable gate arraysProceedings of the IEEE, 1993
- A reprogrammable gate array and applicationsProceedings of the IEEE, 1993
- Antifuse field programmable gate arraysProceedings of the IEEE, 1993
- An efficient logic emulation systemIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- GANGLION-a fast field-programmable gate array implementation of a connectionist classifierIEEE Journal of Solid-State Circuits, 1992